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Abstract 
 
The resonant half bridge dual converter, which is suitable for the photovoltaic Module Integrated 
Converter (MIC), has been previously developed.  The 100-Watt converter has achieved a 
reasonable efficiency under a 1 MHz switching frequency.  However at these frequencies the 
power required to drive the mosfets becomes a major part of the total power loss of the resonant 
converter.  The power dissipates as heat in the drive circuit and significantly reduces the efficiency 
of the converter.  This paper studies a resonant transition mosfet gate drive circuit for the half 
bridge dual converter, which ideally has zero power loss.  The operation of the resonant gate drive 
circuit is explained.  Both of the simulation and experimental results are provided to verify the 
theoretical analysis. 
 
1. INTRODUCTION 
 
The resonant half bridge dual converter shown in 
Figure 1 has been developed for a 100 W DC-DC 
conversion stage in the photovoltaic Module 
Integrated Converter (MIC), [1].  The resonant half 
bridge dual converter is a Zero-Voltage Switching 
(ZVS) Quasi-Resonant Converter (QRC) and 
completely removes the main device switching loss.  
However, higher current and voltage stresses exist due 
to the resonant feature and this leads to higher 
conduction loss.  This must be minimized in order not 
to cancel the reduction in the switching loss and 
mosfets with low on resistances are desirable.  
Because the mosfet die size must be larger, the input 
capacitances tend to be large, [2].  This requires high 
gate charge from the drive circuit and the energy 
dissipates as heat in the conventional drivers.  This is 
exacerbated when the switching frequency is high as 
the power dissipation is proportional to the switching 
frequency.  Experimental measurements on MAX4429 
drivers in a resonant half bridge dual converter with 1 
MHz converter switching frequency or 500 kHz 
device switching frequency, showed total gate losses 
of 3.5 W [3].  This is significant in a 100-Watt 
converter and reduces the efficiency. 
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Figure 1. Resonant Half Bridge Dual Converter 
 
In order to reduce the power consumption in the 
mosfet gate drive circuit, resonant technology can be 
used.  This paper introduces a new resonant transition 
gate drive circuit for the half bridge dual converter.  
This resonant gate drive circuit employs only one 
small inductor in addition to the conventional gate 
drive circuit and has ideally zero power loss.  The 
operation of the new drive circuit is studied in detail.   
Both of the simulation and experimental results are 
provided to verify the theoretical analysis.  The 
experiment presents a significant power reduction in 
the resonant transition gate drive circuit. 
 
2. CONVENTIONAL MOSFET GATE DRIVE 
CIRCUIT 
 
The conventional mosfet gate drive circuit is readily 
available as integrated semiconductor chips.  These 
integrated mosfet drivers commonly employ two 
transistors in the totem-pole arrangement as shown in 
Figure 2. 
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Figure 2. Conventional Mosfet Drive Circuit 
 
While the conventional mosfet driver is easy to use 
and has a compact package, it is subject to the 
following power loss mechanisms, [4]: 
 
•  2CV  loss, which is caused by the mosfet gate 
capacitance charging and discharging current 
flowing through the on resistances of Qt and Qb. 
•  Cross conduction loss, which results from shorting 
the supply voltage across Qt and Qb if the closings 
of the two transistors are overlapped to any degree. 
•  Switching loss, which is due to the hard switching 
conditions of Qt and Qb. 
 
Among these power losses, 2CV  loss is the dominant 
part.  It is independent of the gate charge rate and will 
not reduce with shorter gate charging times. 
3. THE RESONANT TRANSITION GATE 
DRIVE CIRCUIT 
 
To reduce driving losses, different types of the 
resonant gate drive circuits have been proposed, [4]-
[11].  In [4]-[6], higher than normal charging or 
discharging currents due to the resonant effect flow 
through the transistors in the drive circuit and the 
conduction loss is still high.  In [7]-[9], the power loss 
of the drive circuit cannot be minimized as transistors 
in the gate drive circuit still switch with hard-
switching conditions.  In [10][11], an ideally lossless 
gate drive circuit was proposed as shown in Figure 3.  
Both of the turn on and the turn off are achieved by 
using a small inductor to provide current to charge and 
discharge the input capacitance of the mosfet during a 
transition time when neither gate driver transistors 
conduct.  A capacitor C, is required to maintain a DC 
level equal to the average gate voltage. 
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Figure 3. Resonant Transition Gate Drive in [10][11] 
 
Figure 4 shows the resonant transition gate drive 
circuit for the resonant half bridge dual converter.  
Compared with the conventional mosfet gate drive 
circuit, only one small inductor LG is introduced 
between the gates of two power mosfets Q1 and Q2.  
The anti-phase operation of the gates allows the 
inductor to be shared and the DC level setting 
capacitors to be removed. 
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Figure 4. Resonant Transition Gate Drive 
 
The power loss reduction is obtained at the cost of 
more complex control circuity compared with the 
conventional mosfet driver.  The operation of the 
resonant transition gate drive circuit can be explained 
using the waveforms shown in Figure 5. 
 
The inductor current can be approximated as a 
constant during the overlapping conduction period of 
the mosfets Q1 and Q2 as this period is relatively short 
compared with the switching period Ts.  Within the 
time interval marked as Td1, the gate capacitance of Q2 
is charged.  The gate capacitance of Q1 is later 
discharged over a period of the same length.  
Therefore the energy is transferred back and forth 
between two mosfet gate capacitances.  Theoretically, 
the resonant gate drive circuit has zero power loss due 
to the following features: 
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Figure 5. Current and Voltage Waveforms 
 
•  The mosfet input capacitance is charged and 
discharged by the inductor current and 2CV  loss 
can be removed. 
•  A transition time or dead time of Td1 exists 
between the turn on of the two transistors in the 
totem-pole arrangement in the gate drive circuit 
and the cross conduction loss can be avoided. 
•  Both transistors in the gate drive circuit turn on or 
off at zero voltage or zero current and the 
switching loss is absent. 
 
If the duty ratio of the mosfets Q1 and Q2 is D, which 
is larger than 0.5 to ensure that at least one of the 
mosfets is closed, the dead time ratio ρ  can be 
defined as 
 
s
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Therefore the inductor current linear charging or 
discharging interval can be easily obtained as 
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Assuming that the input capacitance of the mosfets Q1 
or Q2 is Ciss, the peak inductor current ILGp and the 
inductance LG can be found from the following two 
equations 
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where fs is the switching frequency and VDD is the 
drive circuit supply voltage. 
 
Theoretically, the resonant transition gate drive is 
lossless.  However, a small conduction loss still exists 
in the practical operation due to the following parasitic 
components: 
 
•  The equivalent AC series resistance RLG of the 
inductor between two mosfet gates, 
•  The on resistances RDS(on),t and RDS(on),b of the top 
and bottom transistors in the totem-pole, 
•  The internal gate resistance Rg of the power 
mosfet, and 
•  2CV  loss of the transistors in the totem-pole. 
 
Therefore, considering the symmetry of the drive 
circuit on both sides, total conduction loss in the 
resonant transition gate drive circuit is 
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where IQ1t,rms is the RMS current in the top transistor, 
IQ2b,rms is the RMS current in the bottom transistor and 
IG1,rms is the RMS charging and discharging current 
flowing through the gate.  Ciss,Q1t and Ciss,Q1b are 
respectively the input capacitances of the top and 
bottom transistors. 
 
If the duty ratio D is only slightly larger than 0.5 and 
the zero inductor voltage period in Figure 5 can be 
ignored, the square of the RMS currents in Equation 
(5) can be found from the following equations 
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It is worth noting that Equations (6) to (9) can also be 
used to estimate the square of the RMS currents when 
the transition time intervals Td1 of Q1 and Q2 overlap 
as long as ρ  is kept small.  Equations (5) to (9) 
confirm that the power loss in the gate drive circuit is 
very small if the parasitic resistances are small. 
 
4. DESIGN CONSIDERATIONS 
 
The mosfet input capacitance includes gate-to-drain 
and gate-to-source capacitances.  Due to the Miller 
Effect, the input capacitance is highly non-linear and 
the total gate charge Qg may be a better parameter in 
determining the turn on and turn off characteristics of 
the mosfet, [12].  Consequently, the peak inductor 
current can be found by the following equation more 
accurately 
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In the selection of the transistors in the mosfet gate 
drive circuit, special attention must be paid to their 
total gate charges, which must be at least an order of 
magnitude less than those of the main devices. Apart 
from being an additional loss term, a fast turn on and 
turn off of these transistors are required.  A quick turn 
on after the mosfet input capacitance is charged to the 
supply voltage stops the peak inductor current from 
flowing through the reverse body diode of the 
transistors, which may result in higher power loss.  
Moreover, if the dead time is very short, the turn on 
and the turn off transition of the transistors must be 
kept minimal to ensure that two transistors in the 
totem-pole do not turn on at the same time.   
 
In the operation of the resonant transition gate drive 
circuit, the mosfet gate charging and discharging 
currents are not constants as the inductor between two 
gates resonates with the mosfet input capacitance 
when both transistors in the totem-pole are turned off.  
Therefore, the charging and discharging currents 
follow the sinusoidal waveform and are higher than 
the peak current at the end of the linear current 
charging or discharging interval of LG.  Then the 
actual dead time ratio will be smaller than the 
preselected value, which is used in Equation (10).  If 
'LGI  is defined as the average charging and 
discharging current, Equations (4) and (10) can be 
rewritten as 
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Manipulation of Equations (11) and (12) obtains 
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Equation (13) shows that a larger LG leads to a higher 
dead time ratio ρ  as ρ  is always kept smaller than 
2
1 D−
.  Therefore, in the design of the gate drive 
circuit, the inductor can be designed with a slightly 
larger inductance value than calculated from Equation 
(4). 
 
In the manufacturing of the resonant transition 
inductor, Litz wire must be used as the skin depth is 
90 µm and the proximity effect with 500 kHz current 
is significant, [13].  Otherwise, the AC resistance of 
the inductor winding will be unacceptably large and 
this contributes to a higher inductor loss.  
 
5. SIMULATION RESULTS 
 
The simulation is performed with SIMULINK.  The 
power mosfets Q1 and Q2 are modeled by their input 
capacitances and four control mosfets are modeled by 
ideal switches.  Several important parameters used in 
the simulation are listed below: 
 
•  Drive circuit supply voltage VVDD 12= , 
•  Total gate charge of the mosfet STB50NE10 
nCQG 123= , 
•  Switching frequency kHzf s 500= , duty ratio 
6.0=D  and dead time ratio 1.0=ρ . 
 
Application of Equations (4) and (10) gives 
AI LGp 615.0=  and HLG µ85.5= .  However, due to 
the resonance effect in the transition time, the peak 
inductor current during the transition period is higher 
than 0.8 A.  The input capacitance of the power 
mosfet is over charged or discharged and an over 
voltage at the turn on and an under voltage at turn off 
around 3 V was seen.  A larger inductor of 7.3 µH is 
used in the simulation and the simulation waveforms 
are shown in Figure 6.  They respectively show the 
gate voltages of Q1 and Q2, the inductor voltage and 
current waveforms.  The simulation waveforms agree 
well with the waveforms in Figure 5 except that the 
zero inductor voltage period does not exist in this 
particular case. 
 
6. EXPERIMENTAL RESULTS 
 
Figure 7 shows the experimental waveforms.  The key 
components used in the resonant transition gate drive 
circuit are: 
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Figure 6. Simulation Waveforms 
 
•  High side mosfets in the drive circuit Q1t and Q2t – 
P channel mosfet IRLML5103, VVDS 30−= , 
AI D 76.0−= , Ω= 60.0)(onDSR , nCQg 4.3= . 
(a)
(b)
(d)
 200 mA
(c)
 
Figure 7. Experimental Waveforms 
•  Low side mosfets in the drive circuit Q1b and Q2b – 
N channel mosfet IRLML2803, VVDS 30= , 
AI D 2.1= , Ω= 25.0)(onDSR , nCQg 3.3= . 
•  Inductor between the power mosfet gates LG – 
6.98 µH.  Core type: Philips ETD44 gapped.  
Ferrite grade: Philips 3F3.  Litz wire: 34 strands of 
110 µm diameter wire. 
 
The experimental waveforms match well with the 
simulation waveforms.  Figure 7(a) shows the gate 
waveforms of Q1t, Q1b and Q1 from top to bottom.  
Figure 7(b) shows the gate waveforms of Q2t, Q2b and 
Q2 from top to bottom.  After turn on of the transistors 
in the gate drive circuit, an over voltage or under 
voltage appears on the gate waveforms of Q1 and Q2.  
This is caused by the voltage drop across the 
embedded reverse body diodes of the transistors.  
Figure 7(c) shows the current waveform in the 
inductor between the gates.  When one of the power 
mosfets Q1 and Q2 is fully on and the other is fully off, 
the current linearly increases or decreases as explained 
in Figure 5.  Figure 7(d) shows the drain source 
voltage waveforms of Q1 and Q2 respectively.  The 
waveforms confirm that two power mosfets Q1 and Q2 
turn on at zero voltage. 
 
The power consumption in the resonant transition gate 
drive circuit is compared with the conventional gate 
drive circuit, as shown in Table 1. 
 
 
Power 
Resonant 
Transition Gate 
Drive Circuit 
Conventional 
Gate Drive 
Circuit 
Control 
Signal 
Generation  
 
0.66 
 
0.72 
Mosfet 
Driving  
 
0.72 
 
2.75 
Total (W) 1.38 3.47 
Table 1. Power Consumption in Two Drive Circuits 
 
A power loss breakdown calculation for the mosfet 
driving loss in the resonant transition gate drive circuit 
is given in Table 2.  The calculated total power loss 
0.57 W agrees favourably with the mosfet driving 
power loss in the experiment. 
 
Component Power  
Inductor Loss 0.22 
Control Mosfets Conduction Loss 0.15 
Power Mosfet Gate Resistance Loss 0.12 
Control Mosfets Driving Loss 0.08 
Total (W) 0.57 
Table 2. Power Loss Breakdown 
 
The inductor used in the drive circuit is relatively 
large compared with the control mosfets.  Miniature 
PCB mount axial inductors with high quality factor 
were also attempted.  This type of inductor has a body 
length of 10 mm and diameter of 4 mm.  Two 1 µH 
and one 4.7 µH axial inductors are series connected in 
the drive circuit and the experiment showed a slightly 
higher drive power of 0.83 W. 
 
The control signals in both of the drive circuits are 
generated by the analogue circuitry and an effort was 
made to limit the power consumption to the level seen 
in the traditional design.  As the two transistors in the 
totem-pole of the resonant transition gate drive circuit 
require separate driving signals, the control is more 
complex.  However, the new drive circuit requires 
only 0.72 W to drive four control mosfets and two 
power mosfets, which is less than the conventional 
gate drive circuit.  A total power of more than 2 W is 
saved in the new mosfet gate drive circuit, which 
improves the efficiency by at least 2% for a 100-Watt 
converter. 
 
7. CONCLUSIONS 
 
In this paper, the possible loss mechanisms of the 
conventional gate drive circuit are analysed and the 
resonant transition gate drive circuit for the half bridge 
dual converter is proposed.  The new drive circuit is 
able to remove all power losses related to the 
conventional drive circuit.  Explicit design equations 
have been established and the power losses in the new 
drive circuit due to the parasitic effects have been 
studied in detail.  Both of the simulation and 
experimental results validate the theoretical analysis 
and it can be shown that more than 2 W are saved in 
driving the control and power mosfets in the new 
drive circuit.  
 
Compared with the other resonant gate drive circuits 
proposed previously, the number of components in the 
resonant transition gate drive circuit for the half bridge 
dual converter does not cause a significant increase.  
Only one small inductor is added and it is ready for 
semiconductor integration.  It is believed that further 
power reduction in the new drive circuit can be 
achieved if microprocessors or digital circuits are used 
to generate the control signal waveforms. 
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